




addr	id	key	_200
			200
0	0	8	
1	1	12	
2	2	5	
2 3 4	3	7	
4	4	10	
5	5	1	
6	6	11	
7	7	6	
8	0	8	
9	2	5	
10	5	1	
11	7	6	
12	2	5	:
13	5	1	
14	5	1	
F	:IC	2	•


FIG. 2























THE CONSTRUCTION

Cycle	2							12	3.7	6.3	3.7
	4				6	3.7	8.0	13	5.9	2.5	2.5
	3	2	2.15	3.7	11	6.11	5.9	13	9.7	2.5	2.5
	2	7	p.7	6.11	10	5.9	7.6				
	1	2	5.9	4.10							
•		Addr 1	Comp 1	Sib 1	Addr 2	Comp 2	Sib 2	Addr 3	Comp 3	Sib 3	Result
		Register									

FIG. 9














FIG. 12






FIG. 13







FIG. 14






က









20A	20B	20
FIG.	FIG.	FIG

316	312 Key Key	311 313	
	Winner	992 200	
	Flip-Flop Array w/ Multiplexers	991	FIG. 19
	Parent Addr Addr	304 301 L	
% Key 326	   <u>=</u>	325	

011588,619

